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Abstract—Gallium Nitride (GaN) transistor in the high power
density converter application is widely researched nowadays.
High frequency switching largely reduces the volume of passive
components and also leads to challenges in the PCB layout.
Parasitic inductance within the critical power loop should be
minimized to fully harness the potential of GaN transistor fast
switching capability. This paper provides a numerical method for
the power loop inductance quantiﬁcation. Experimental results
on the synchronous buck converter are given to validate the
estimation accuracy.
Index Terms—Power loop inductance, GaN transistor, ﬁnite
element analysis.
I. INTRODUCTION
GaN HEMT has lower parasitic capacitance and faster
switching capability compared to its Silicon counterparts [1]–
[3]. During high frequency switching, parasitic inductance of
the power loop PCB tracks, as shown in Fig. 1(a), will result
in drain-source voltage ringing and potentially leads to the
transistor over-voltage breakdown [4]–[6]. This power loop
inductance should be quantiﬁed and minimized in the design
stage of PCB layout. Finite element analysis (FEA) tool is
widely used and proved precise in extracting the parasitic
inductance from 3D circuit models [7]–[11]. However, FEA
simulation on the PCB model is time-consuming and incon-
venient for layout optimization. A numerical model of the GaN
transistor power loop inductance is essential.
A well-known low inductance power loop layout method
is shown in Fig. 1(b). Magnetic cancellation is achieved by
opposite current ﬂows in the paralleled planes, which helps
to reduce the power loop inductance [12]. To numerically
quantify the power loop inductance value, the classic equation
for PCB inductance calculation is generally used as
Lpcb = μ0
h
w
l , (1)
where μ0 is the vacuum permeability, w is the conductor
width, l is the conductor length and h is the vertical distance
between the two conductors. The classic equation is derived
from the Maxwell equation and Biot-Savart law, and simpliﬁed
on the 2D geometry, as shown in Fig. 1(c), based on the
assumption of uniform electric ﬁeld (H ﬁeld) between two
inﬁnite long tracks. However, the classic equation is reported
to be inaccurate in low w/h ratios and a more complex
numeric model is researched in [13]. The model is based
on the premise of uniform current distribution within the two
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Fig. 1. GaN transistor totem pole.
PCB tracks, which is not valid in the high frequency ringing
scenarios.
The power loop inductance in the GaN transistor implemen-
tation is investigated in this paper. Section II explains several
basic inductance concepts, and introduces how they matter
in the power loop inductance modeling and quantiﬁcation.
The equivalent loop conductor concept is illustrated as a
novel approach for power loop inductance quantiﬁcation. In
Section III, the numerical equation for power loop inductance
estimation is provided based on the parameter sweep in FEA
simulation, which is veriﬁed by the experimental results on the
synchronous buck converter. Section IV concludes the paper.
II. INDUCTANCE IN TRANSISTOR POWER LOOP
A. Self-inductance and mutual-inductance
Inductance is one of the most widely misunderstood con-
cepts in the electrical engineering [14]. As the basis for partial
inductance and power loop inductance illustration, the funda-
mental concepts of inductance are ﬁrst discussed. Alternating
current in the conductor induces changing magnetic ﬁeld (B),
which is described by the Faraday’s law shown in (2). Time-
varying magnetic ﬁeld cut through the closed loop conductor
area will induce reverse voltage potential (ε) to oppose the
original alternating current. Inductance is deﬁned to describe
this opposing relationship between the induced voltage po-
tential and the original current. If the voltage potential is
induced in the same conductor in which the alternating current
is conducting, this effect is described as self-inductance (L).
For the simpliﬁed 2D geometry conductor, the self-inductance
is derived in (3) and deﬁned as (4). It should be noted that
a closed loop integration path has to be deﬁned for both
Faraday’s law and inductance deﬁnition. In other words, the
concept of inductance can only be applied in a closed loop
conductor. ∮
E · dl = −
∫
∂B
∂t
· dS (2)
ε = − d
dt
∫∫
B · d A = −Ldi
dt
(3)
L =
∫∫
B · d A
di
(4)
The magnetic ﬁeld induced by current can be calculated
by Biot-Savart law, as shown in (5), where μ0 is the vacuum
permeability and r is the differential element in the direction
of conventional current. According to (4) and (5), it should
be noted that the self inductance is irrelevant to the amplitude
and frequency of the excitation current.
Br =
μ0
4π
∫
C
idl × r′
|r′|3 (5)
Mutual-inductance (M ) is used to describe the effect when
the opposing voltage potential is induced by the alternating
current in another conductor, which is deﬁned in (6) and (7).
It should be noted that the mutual-inductance between two
conductors are the same, which can be proved by Biot-Savart
law and Ampere’s circuital law. Mutual-inductance can be
numerically calculated according to the coupling coefﬁcient
(K) and self-inductance of each conductors, as shown in 3.
The coupling coefﬁcient K varies from 0 to 1 and decided by
the spatial alignment of the two conductors.
M12 =
∫∫
B12 · d A2
di1
(6)
M21 =
∫∫
B21 · d A1
di2
(7)
M12 = M21 = K ·
√
L1L2 (8)
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Fig. 2. Series and parallel connection of partial inductance.
Several points need to be emphasized include:
(1) Inductance must be deﬁned in a close loop conductor
(2) Self-inductance is decided by the current ﬂow path and
the space permeability.
(3) Mutual-inductance is deﬁned in the geometry of two
adjacent closed loop conductors.
(4) Mutual-inductance is decided by the current ﬂow path in
each conductor, spacial alignment of the two conductors and
the space permeability.
B. Partial-inductance
As discussed in the last section, self-inductance and mutual-
inductance are used to investigate the electromagnetic inter-
ference (EMI) of and in between the close-loop conductors.
However, in the research of high-speed digital circuit and
long-distance transmission line, there’s a growing interest in
the electromagnetic induction of the partial element within
a circuit operation. The concept of partial-inductance is thus
proposed to break the total conductor loop into multiple
elements and individually investigate the EMI between these
elements. The inductance of via, wire or PCB tracks discussed
in many books and papers are all within the scope of partial-
inductance. Self-partial-inductance (Lp) and mutual-partial-
inductance (Mp) are deﬁned in a similar way as (3)(6)(7),
numeral value of which are determined by the current distri-
bution and spatial alignment of the partial branches. Parallel
and series connection of partial inductance is shown in Fig. 2
and the corresponding numeral equation are shown in (9)(10).
Lp series = Lp 1 + Lp 2 + 2Mp (9)
Lp parallel =
Lp 1Lp 2 −M2p
Lp 1 + Lp 2 − 2Mp (10)
Inductance of one single piece of copper cannot be deﬁned
without a ground path identiﬁed. Similarly, partial inductance
itself doesn’t have a physical meaning. Any numeral value
of partial inductance from calculation, simulation or manufac-
turer data sheet is based on one assumed ground return path.
However, partial inductance can be used to optimize the loop
inductance. The overall inductance of a closed loop conductor
can be obtained by summing up the partial inductance of each
partial element according to (9). (10) reveals the EMI effect
between the partial paralleled conductors, which is used in [6]
for gate loop and power loop optimization.
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Fig. 3. Partial inductance in power loop.
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Fig. 4. Equivalent power loop inductance.
C. Partial inductance in the converter power loop
The partial inductance network within a power loop can
be given as the equivalent circuit shown in Fig. 3. Lc 1, Lc 2
and Lc 3 are the parasitic inductance from the package of GaN
transistor and decoupling capacitor respectively. The chip scale
package widely adopted by the GaN transistor manufacturers
largely reduces this package inductance as low as 0.1 nH. Lp 1,
Lp 2 and Lp 3 are the partial inductance from PCB tracks,
which contribute to the majority of the power loop inductance.
In addition to the self partial inductance, there’s mutual partial
inductance between each two conductor elements, which is
omitted in Fig. 3(b) for simplicity. This model is the basis of
3D FEA simulation. FEA results can be obtained as a m×m
matrix, where m pieces of conductors are considered in the
simulation. Diagonal elements in the matrix can be explained
as the self partial inductance and non-diagonal elements can
be explained as the mutual partial inductance.
To simplify the close-geometry EMI interference between
each PCB tracks, the equivalent partial inductance model is
shown in Fig. 4. For the PCB layout with regular shaped PCB
tracks, the partial inductance of two paralleled plates (Lep 1,
Lep 2 and Mep 12) contributes to the majority of power loop
h
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Fig. 5. Power loop equivalent conductor.
inductance. Impact of the partial inductance Lep 1, Lep 2 and
Mep 12 is generally neglected. Instead of solving the partial
self inductance and partial mutual inductance individually, the
power loop inductance is estimated based on the magnetic ﬂux
and conduction current distribution. This model is generally
used as the basis of 2D FEA simulation and numerical
equation derivation.
III. NUMERICAL QUANTIFICATION BASED ON THE LOOP
METHOD
A. Loop Inductance Quantiﬁcation
In this paper, the power loop inductance is further equivalent
to the self inductance of one single equivalent inductor as
shown in Fig. 5. The equivalent conductor has the same geom-
etry dimensions as the PCB tracks in the layout method shown
in Fig. 1(b). Numerical equation of the power loop inductance
is obtained by the curve ﬁtting of FEA results collected from
the equivalent conductor parameter sweep. TABLE I shows
the geometry values used in the parameter sweep, which is
deﬁned by the dimensions of the GaN transistor package and
the decoupling capacitor package.
Inductance of the equivalent conductor can be viewed as
proportional to the length l in the considered geometry range,
which has been proved in prior-art numerical derivation. Cop-
per thickness t has no impact on the inductance value for the
proximity effect during the high frequency ringing. Parameter
sweep range of h is decided by the general clearance between
internal layers of PCB and the range of general PCB board
thickness, which is collected from the PCB manufacturer.
Parameter sweep range of w covers all the width value
of commercial available GaN transistor package, which is
TABLE I
GEOMETRY VALUES USED IN THE PARAMETER SWEEP
Default parameter
h w l t
1 mm 6 mm 20 mm 0.07 mm
Parameter sweep
h w
0.1 - 0.3 mm
(0.05 mm spacing)
1 - 15 mm
(1 mm spacing)
0.5 - 4 mm
(0.5 mm spacing)
Fig. 6. Curve ﬁtting of the FEA results given in MATLAB.
Daughter
board
Pin connector
GaN transistor
GS66504B
Mother
board
Synchronous 
buck converter
Fig. 7. Synchronous buck converter prototype.
collected from the GaN manufacturer data sheet. This method
can be viewed as a trade-off between the time-consuming
FEA simulation on the practical PCB tracks model and the
mathematical derived equation with limited accuracy range.
Beneﬁt from the regular shape of the equivalent conductor, the
FEA simulation model with user deﬁned geometry parameters
is easily built in ANSYS Maxwell. Computation load of the
FEA parameter sweep is greatly lowered and 195 points of
inductance value are obtained with 10 hours’ simulation time
on the laptop.
Lloop ∼= μ0 h
w
l(
0.27
1− 0.74 · e−0.45(h/w) ) (11)
The FEA simulation data is then imported into MATLAB.
As shown in Fig. 6, curve ﬁtting is done by the logistic
correction on the classic equation (1). The customized power
loop inductance equation is given as (11), which shows a high
goodness of ﬁt with R-square value equals 0.9992 (ideal ﬁtting
value is 1).
B. Experimental Validation
A synchronous buck converter is set up to validate the
proposed numerical equation. As shown in Fig. 7, two GaN
transistors (GS66504B) are conﬁgured as totem pole using the
low inductance PCB layout. The duty ratio of synchronous
buck converter is set to be 0.5 and ﬁrst tested in 400 V, 300
W switching condition. As shown in Fig. 8, both high side
Iavg=1.5 A
Ipeak=4.2 A
Ivalley=˗1.2 A
 Low Side
Transistor Vds_l
 High Side
Transistor Vds_h
 Inductor Current
IL
Fig. 8. Experimental waveform of the synchronous buck converter.
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Fig. 9. Measured drain-source voltage ringing at 50 V DC bus.
and low side transistor shows a well switching performance
with minor voltage ringing on the drain-source voltage.
f0 = 1/2π
√
LloopCoss (12)
f1 = 1/2π
√
Lloop(Coss + Cex) (13)
To correctly obtain the power loop inductance in the pro-
totype, drain-source voltage ringing frequency is measured.
During the switching transient, the power loop inductance is
resonant with the transistor output capacitor and the frequency
can be obtained as (12). If external capacitor is paralleled to
the transistor, the ringing frequency frequency will change to
(13). By solving (12) and (13), power loop inductance Lloop
and transistor output capacitance Coss can thus be solved. In
this test, the switching voltage is set to be 50 V. At this low
drain-source voltage, Coss is lowered to around 200 pF, while
TABLE II
COMPARISON OF THE POWER LOOP INDUCTANCE ESTIMATION METHOD
Measured data
f0=165 MHz f1=220 MHz
Estimation value
based on (12) (13)
Coss = 192.9pF Lloop = 2.7 nH
Geometry data
l = 17 mm w = 6 mm
h = 0.95 mm
Estimation value
based on the classic equation (1)
Lloop = 3.4 nH
Estimation value
based on the proposed equation (11)
Lloop = 2.9 nH
the power loop inductance is not relevant to the conduction
current density. Therefore, the ringing frequency is lowered
below 300 MHz, which is within the bandwidth of general
passive voltage probe. External capacitor is selected to be
close to the transistor output capacitance value (150 pF used
in this test), which guarantees the measurement accuracy. The
obtained ringing waveform is shown in Fig. 9.
Estimation of the power loop inductance is summarized
in TABLE II. From the measured ringing frequency, the
power loop inductance is estimated to be 2.7 nH according
to (12) (13). This value is corroborated by the estimated
transistor Coss value, which ﬁts the characterization curve
speciﬁed in the data sheet. Using the proposed numerical
equation, the estimation value based on the layout geometry
data is only 0.2 nH larger than the estimation value from
the experimental results. The proposed method shows a high
estimation accuracy with the deviation rate of 7 %, which
is much smaller than the 26 % deviation rate by the classic
equation.
IV. CONCLUSION
In this paper, power loop inductance in the GaN transistor
PCB layout is discussed. The basic concepts of self, mutual
and partial inductance, and their impact on the power loop
inductance quantiﬁcation are illustrated. A numerical equation
for the GaN transistor power loop inductance estimation is
given based on the FEA results of the loop conductor param-
eter sweep. The proposed method shows a high estimation
accuracy compared with the experimental results from the
synchronous buck converter.
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